Picture 1 of 1
Gallery
Picture 1 of 1
Have one to sell?
Formal Semantics for Vhdl, Hardcover by Kloos, Carlos Delgado (EDT); Breuer, ...
US $134.48
ApproximatelyRM 575.33
Condition:
Brand New
A new, unread, unused book in perfect condition with no missing or damaged pages.
3 available
Oops! Looks like we're having trouble connecting to our server.
Refresh your browser window to try again.
Shipping:
Free USPS Media MailTM.
Located in: Jessup, Maryland, United States
Delivery:
Estimated between Tue, 12 Aug and Mon, 18 Aug to 94104
Returns:
14 days return. Buyer pays for return shipping. If you use an eBay shipping label, it will be deducted from your refund amount.
Coverage:
Read item description or contact seller for details. See all detailsSee all details on coverage
(Not eligible for eBay purchase protection programmes)
Seller assumes all responsibility for this listing.
eBay item number:388736044291
Item specifics
- Condition
- Brand New: A new, unread, unused book in perfect condition with no missing or damaged pages. See all condition definitionsopens in a new window or tab
- Book Title
- Formal Semantics for Vhdl
- ISBN
- 9780792395522
About this product
Product Identifiers
Publisher
Springer
ISBN-10
0792395522
ISBN-13
9780792395522
eBay Product ID (ePID)
910839
Product Key Features
Number of Pages
Xiv, 249 Pages
Language
English
Publication Name
Formal Semantics for Vhdl
Subject
Programming Languages / General, Computer Science, Electronics / Circuits / General, Software Development & Engineering / Systems Analysis & Design, Compilers
Publication Year
1995
Type
Textbook
Subject Area
Computers, Technology & Engineering
Series
The Springer International Series in Engineering and Computer Science Ser.
Format
Hardcover
Dimensions
Item Weight
43 Oz
Item Length
9.3 in
Item Width
6.1 in
Additional Product Features
Intended Audience
Scholarly & Professional
LCCN
94-046912
Dewey Edition
20
Series Volume Number
307
Number of Volumes
1 vol.
Illustrated
Yes
Dewey Decimal
621.39/2
Table Of Content
0 Giving Semantics to VHDL: An Introduction.- 1 VHDL.- 2 Semantics.- 3 A Running Example.- 4 Contents of this book.- 1 A Functional Semantics for Delta-Delay VHDL Based on Focus.- 1 Introduction.- 2 A Motivating Example.- 3 Assumptions.- 4 Formal Semantics for ?-VHDL.- 5 Conclusion.- Appendix A Syntax of ?-VHDL.- 2 A Functional Semantics for Unit-Delay VHDL.- 1 Introduction.- 2 The VHDL Subset.- 3 Functional Semantics.- 4 Summary and Future Work.- Appendix A Auxiliary Function Definitions.- 3 An Operational Semantics for a Subset of VHDL.- 1 Introduction.- 2 Related Research.- 3 Syntax.- 4 Operational Semantics.- 5 Information Organization.- 6 Rules of the Semantics.- 7 Equivalence.- 8 A NAND Gate.- 9 Conclusions.- 4 A Formal Definition of an Abstract VHDL'93 Simulator by EA-Machines.- 1 Introduction.- 2 Related Work.- 3 EA-Machines.- 4 The Formal Model.- 5 Example.- 6 Conclusion & Future Directions.- Appendix A Elaborated Example.- 5 A Formal Model of VHDL Using Coloured Petri Nets.- 1 Introduction.- 2 VHDL Event-Driven Simulation.- 3 The VHDL Execution Model.- 4 Variables, Types and Expressions.- 5 Statements, Subprograms and Processes.- 6 Implementation of a CPN Model Generator.- 7 Conclusions.- 6 A Deterministic Finite-State Model for VHDL.- 1 Introduction.- 2 Generation of the Finite-State Model.- 3 Conclusion.- Appendix A Elaborated Running Example.- Appendix B Utility Functions.- 7 A Flow Graph Semantics of VHDL: A Basis for Hardware Verification with VHDL.- 1 Introduction.- 2 Flow Graph Model.- 3 Semantics of VHDL.- 4 The Example.- 5 Verification.- 6 Conclusion and Future Work.- References.
Synopsis
It is recognized that formal design and verification methods are an important requirement for the attainment of high quality system designs. The field has evolved enormously during the last few years, resulting in the fact that formal design and verification methods are nowadays supported by several tools, both commercial and academic. If different tools and users are to generate and read the same language then it is necessary that the same semantics is assigned by them to all constructs and elements of the language. The current IEEE standard VHDL language reference manual (LRM) tries to define VHDL as well as possible in a descriptive way, explaining the semantics in English. But rigor and clarity are very hard to maintain in a semantics defined in this way, and that has already given rise to many misconceptions and contradictory interpretations. Formal Semantics for VHDL is the first book that puts forward a cohesive set of semantics for the VHDL language. The chapters describe several semantics each based on a different underlying formalism: two of them use Petri nets as target language, and two of them higher order logic. Two use functional concepts, and finally another uses the concept of evolving algebras. Formal Semantics for VHDL is essential reading for researchers in formal methods and can be used as a text for an advanced course on the subject.
LC Classification Number
TK7867-7867.5
Item description from the seller
Seller feedback (385,987)
- 6***6 (12)- Feedback left by buyer.Past monthVerified purchaseexcellent on all subjects
- e***e (94)- Feedback left by buyer.Past monthVerified purchaseOk
- 8***j (12)- Feedback left by buyer.Past monthVerified purchaseShipping and delivery time delayed
Seller feedback (385,987)
- 6***6 (12)- Feedback left by buyer.Past monthVerified purchaseexcellent on all subjects
- e***e (94)- Feedback left by buyer.Past monthVerified purchaseOk
- 8***j (12)- Feedback left by buyer.Past monthVerified purchaseShipping and delivery time delayed