Picture 1 of 1
Logic Minimization Algorithms for VLSI Synthesis
by Brayton, Robert K.; Hachtel,... | HC | Acceptable
Condition:
“Readable copy. Pages may have considerable notes/highlighting. ~ ThriftBooks: Read More, Spend ”... Read moreabout condition
Postage:
Located in: Aurora, Illinois, United States
Delivery:
Estimated between Thu, 13 Jun and Sat, 15 Jun to 43230
Returns:
Coverage:
Read item description or contact seller for details. See all detailsSee all details on coverage
(Not eligible for eBay purchase protection programmes)
Seller information
- 99% positive feedback
Registered as a Business Seller
Seller assumes all responsibility for this listing.
eBay item number:374693509371
Item specifics
- Condition
- Acceptable
- Seller Notes
- Binding
- Hardcover
- Weight
- 1 lbs
- Product Group
- Book
- IsTextBook
- Yes
- ISBN
- 9780898381641
- Subject Area
- Computers, Technology & Engineering, Mathematics
- Publication Name
- Logic Minimization Algorithms for Vlsi Synthesis
- Item Length
- 9.3 in
- Publisher
- Springer
- Subject
- Numerical Analysis, Cad-Cam, Electronics / Circuits / Vlsi & Ulsi, Electrical, Algebra / General, Logic Design
- Series
- The Springer International Series in Engineering and Computer Science Ser.
- Publication Year
- 1984
- Type
- Textbook
- Format
- Hardcover
- Language
- English
- Features
- Reprint
- Item Width
- 6.1 in
- Item Weight
- 37 Oz
- Number of Pages
- Xii, 194 Pages
About this product
Product Information
The roots of the project which culminates with the writing of this book can be traced to the work on logic synthesis started in 1979 at the IBM Watson Research Center and at University of California, Berkeley. During the preliminary phases of these projects, the impor tance of logic minimization for the synthesis of area and performance effective circuits clearly emerged. In 1980, Richard Newton stirred our interest by pointing out new heuristic algorithms for two-level logic minimization and the potential for improving upon existing approaches. In the summer of 1981, the authors organized and participated in a seminar on logic manipulation at IBM Research. One of the goals of the seminar was to study the literature on logic minimization and to look at heuristic algorithms from a fundamental and comparative point of view. The fruits of this investigation were surprisingly abundant: it was apparent from an initial implementation of recursive logic minimiza tion (ESPRESSO-I) that, if we merged our new results into a two-level minimization program, an important step forward in automatic logic synthesis could result. ESPRESSO-II was born and an APL implemen tation was created in the summer of 1982. The results of preliminary tests on a fairly large set of industrial examples were good enough to justify the publication of our algorithms. It is hoped that the strength and speed of our minimizer warrant its Italian name, which denotes both express delivery and a specially-brewed black coffee.
Product Identifiers
Publisher
Springer
ISBN-10
0898381649
ISBN-13
9780898381641
eBay Product ID (ePID)
377803
Product Key Features
Publication Name
Logic Minimization Algorithms for Vlsi Synthesis
Format
Hardcover
Language
English
Features
Reprint
Subject
Numerical Analysis, Cad-Cam, Electronics / Circuits / Vlsi & Ulsi, Electrical, Algebra / General, Logic Design
Series
The Springer International Series in Engineering and Computer Science Ser.
Publication Year
1984
Type
Textbook
Subject Area
Computers, Technology & Engineering, Mathematics
Number of Pages
Xii, 194 Pages
Dimensions
Item Length
9.3 in
Item Width
6.1 in
Item Weight
37 Oz
Additional Product Features
LCCN
84-015490
Intended Audience
Scholarly & Professional
Series Volume Number
2
Number of Volumes
1 Vol.
Lc Classification Number
Ta345-345.5
Edition Description
Reprint
Table of Content
1. Introduction.- 1.1 Design Styles for VLSI Systems.- 1.2 Automatic Logic Synthesis.- 1.3 PLA Implementation.- 1.4 History of Logic Minimization.- 1.5 ESPRESSO-II.- 1.6 Organization of the Book.- 2. Basic Definitions.- 2.1 Operations on Logic Functions.- 2.2 Algebraic Representation of a Logic Function.- 2.3 Cubes and Covers.- 3. Decomposition and Unate Functions.- 3.1 Cofactors and the Shannon Expansion.- 3.2 Merging.- 3.3 Unate Functions.- 3.4 The Choice of the Splitting Variable.- 3.5 Unate Complementation.- 3.6 SIMPLIFY.- 4. The ESPRESSO Minimization Loop and Algorithms.- 4.0 Introduction.- 4.1 Complementation.- 4.2 Tautology.- 4.3 Expand.- 4.4 Essential Primes.- 4.5 Irredundant Cover.- 4.6 Reduction.- 4.7 Lastgasp.- 4.8 Makesparse.- 4.9 Output Splitting.- 5. Multiple-Valued Minimization.- 6. Experimental Results.- 6.1 Analysis of Raw Data for ESPRESSO-IIAPL.- 6.2 Analysis of Algorithms.- 6.3 Optimality of ESPRESSO-II Results.- 7. Comparisons and Conclusions.- 7.1 Qualitative Evaluation of Algorithms of ESPRESSO-II.- 7.2 Comparison with ESPRESSO-IIC.- 7.3 Comparison of ESPRESSO-II with Other Programs.- 7.4 Other Applications of Logic Minimization.- 7.5 Directions for Future Research.- References.
Copyright Date
1984
Dewey Decimal
621.381/73
Dewey Edition
19
Illustrated
Yes
Item description from the seller
Seller assumes all responsibility for this listing.
eBay item number:374693509371
Postage and handling
Item location:
Aurora, Illinois, United States
Post to:
Afghanistan, Albania, Algeria, American Samoa, Andorra, Angola, Anguilla, Antigua and Barbuda, Argentina, Armenia, Aruba, Australia, Austria, Azerbaijan Republic, Bahamas, Bahrain, Bangladesh, Belarus, Belgium, Belize, Benin, Bermuda, Bhutan, Bolivia, Bosnia and Herzegovina, Botswana, Brazil, British Virgin Islands, Brunei Darussalam, Bulgaria, Burkina Faso, Burundi, Cambodia, Cameroon, Canada, Cape Verde Islands, Cayman Islands, Central African Republic, Chad, Chile, China, Colombia, Comoros, Cook Islands, Costa Rica, Cyprus, Czech Republic, Côte d'Ivoire (Ivory Coast), Democratic Republic of the Congo, Denmark, Djibouti, Dominica, Dominican Republic, Ecuador, Egypt, El Salvador, Equatorial Guinea, Eritrea, Estonia, Ethiopia, Falkland Islands (Islas Malvinas), Fiji, Finland, France, Gabon Republic, Gambia, Georgia, Germany, Ghana, Gibraltar, Greece, Greenland, Grenada, Guam, Guatemala, Guernsey, Guinea, Guinea-Bissau, Guyana, Haiti, Honduras, Hong Kong, Hungary, Iceland, India, Indonesia, Iraq, Ireland, Israel, Italy, Jamaica, Japan, Jersey, Jordan, Kazakhstan, Kenya, Kiribati, Kuwait, Kyrgyzstan, Laos, Latvia, Lebanon, Lesotho, Liberia, Liechtenstein, Lithuania, Luxembourg, Macau, Macedonia, Madagascar, Malawi, Malaysia, Maldives, Mali, Malta, Marshall Islands, Mauritania, Mauritius, Mayotte, Mexico, Micronesia, Moldova, Monaco, Mongolia, Montenegro, Montserrat, Morocco, Mozambique, Namibia, Nauru, Nepal, Netherlands, Netherlands Antilles, New Zealand, Nicaragua, Niger, Nigeria, Niue, Norway, Oman, Pakistan, Palau, Panama, Papua New Guinea, Paraguay, Peru, Philippines, Poland, Portugal, Puerto Rico, Qatar, Republic of Croatia, Republic of the Congo, Romania, Rwanda, Saint Helena, Saint Kitts-Nevis, Saint Lucia, Saint Pierre and Miquelon, Saint Vincent and the Grenadines, San Marino, Saudi Arabia, Senegal, Serbia, Seychelles, Sierra Leone, Singapore, Slovakia, Slovenia, Solomon Islands, Somalia, South Africa, South Korea, Spain, Sri Lanka, Suriname, Svalbard and Jan Mayen, Swaziland, Sweden, Switzerland, Taiwan, Tajikistan, Tanzania, Thailand, Togo, Tonga, Trinidad and Tobago, Tunisia, Turkey, Turkmenistan, Turks and Caicos Islands, Tuvalu, Uganda, United Arab Emirates, United Kingdom, Uruguay, Uzbekistan, Vanuatu, Vatican City State, Vietnam, Virgin Islands (U.S.), Wallis and Futuna, Western Sahara, Western Samoa, Worldwide, Yemen, Zambia, Zimbabwe
Excludes:
Barbados, French Guiana, French Polynesia, Guadeloupe, Libya, Martinique, New Caledonia, Reunion, Russian Federation, Ukraine, Venezuela
| Postage and handling | To | Service | Delivery*See Delivery notes |
|---|---|---|---|
| Free postage | United States | Economy Shipping | Estimated between Thu, 13 Jun and Sat, 15 Jun to 43230 |
| US $15.99 (approx RM 75.01) | United States | Expedited Shipping | Estimated on or before Wed, 12 Jun to 43230 |
| Taxes |
|---|
| Seller charges sales tax in |
Sales Tax for an item #374693509371
Sales Tax for an item #374693509371
Seller collects sales tax for items shipped to the following states:
| State | Sales Tax Rate |
|---|---|
| Missouri (MO) | 8.238% |
Return policy
| After receiving the item, contact seller within | Refund will be given as |
|---|---|
| 30 days | Money Back |
The seller is responsible for return postage costs.
Seller feedback (5,210,886)
n***i (5529)- Feedback left by buyer.
Past month
Verified purchase
Got it. My hometown! Love it. Thanks!
a***f (14127)- Feedback left by buyer.
Past month
Verified purchase
book was in great shape and arrived quickly. thank you!
t***m (63)- Feedback left by buyer.
Past month
Verified purchase
Great
More to explore :
- Logic Textbooks,
- Logic Textbooks in English,
- Logic Hardcover Textbooks,
- Logic Paperback Textbooks,
- Logic Nonfiction Fiction & Nonfiction Books,
- Nonfiction Books in English Fiction & Logic,
- Logic 1950-1999 Publication Year Textbooks,
- Logic 2010-Now Publication Year Textbooks,
- Logic 2000-2009 Publication Year Textbooks